JPH0345898B2 - - Google Patents
Info
- Publication number
- JPH0345898B2 JPH0345898B2 JP59125763A JP12576384A JPH0345898B2 JP H0345898 B2 JPH0345898 B2 JP H0345898B2 JP 59125763 A JP59125763 A JP 59125763A JP 12576384 A JP12576384 A JP 12576384A JP H0345898 B2 JPH0345898 B2 JP H0345898B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- semiconductor
- polysilicon layer
- channel transistor
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59125763A JPS614265A (ja) | 1984-06-19 | 1984-06-19 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59125763A JPS614265A (ja) | 1984-06-19 | 1984-06-19 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS614265A JPS614265A (ja) | 1986-01-10 |
JPH0345898B2 true JPH0345898B2 (en]) | 1991-07-12 |
Family
ID=14918216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59125763A Granted JPS614265A (ja) | 1984-06-19 | 1984-06-19 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS614265A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56161923A (en) * | 1980-05-06 | 1981-12-12 | Ushio Electric Inc | Sterilizer for film |
JP2008168518A (ja) * | 2007-01-12 | 2008-07-24 | Advanced Telecommunication Research Institute International | リマインダ装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5732504B2 (en]) * | 1973-08-09 | 1982-07-12 | ||
JPS5239378A (en) * | 1975-09-23 | 1977-03-26 | Seiko Epson Corp | Silicon-gated mos type semiconductor device |
-
1984
- 1984-06-19 JP JP59125763A patent/JPS614265A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS614265A (ja) | 1986-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0161983B1 (en) | Input protection arrangement for vlsi integrated circuit devices | |
US5023699A (en) | Resin molded type semiconductor device having a conductor film | |
US5371411A (en) | Resin molded type semiconductor device having a conductor film | |
JP3116916B2 (ja) | 回路装置、その製造方法 | |
US5229642A (en) | Resin molded type semiconductor device having a conductor film | |
US5552639A (en) | Resin molded type semiconductor device having a conductor film | |
JPH08181219A (ja) | 半導体集積回路装置 | |
JPH0345898B2 (en]) | ||
JP2749241B2 (ja) | 半導体集積回路 | |
JPH08236706A (ja) | 半導体集積回路素子およびその素子を組み込んだ半導体装置 | |
JPH01130545A (ja) | 樹脂封止型半導体装置 | |
JPH08236522A (ja) | 半導体チップ | |
JPH0666412B2 (ja) | 積層型半導体集積回路 | |
JP2920013B2 (ja) | 半導体静電保護回路 | |
JP7052972B2 (ja) | 半導体集積回路 | |
JPS63275158A (ja) | 半導体装置 | |
JPH01185974A (ja) | Mis−fet | |
JP2559102B2 (ja) | 半導体装置 | |
JP2680869B2 (ja) | 半導体装置 | |
JPS6119163A (ja) | 半導体集積回路 | |
WO2023090137A1 (ja) | 半導体素子および半導体装置 | |
JPS63175447A (ja) | 半導体装置 | |
JPH05235086A (ja) | 半導体集積回路装置 | |
JPH08195434A (ja) | 表面電界デリミティング構造を有する集積デバイスとその製造方法 | |
JPH0314233B2 (en]) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |